Abstract-A new class of architectures for all-digital phase lock loops (DPLL's) are presented in this article. These architectures referred to as paralkl D P U (PDPU) are based on employing multirate digital filter banks (DFB's) to track signuls with a lower processing rate than the Nyquist rate, without reducing the input (Nyquist) bandwidth. The PDPLL basically trades Complexity versus hardware processing speed by introducing parallel processing in the receiver. A reduced complexity DFB that is ideal for implementation of the PDPLL is introduced. It is demonstrated here that the PDPLL performance is identical to that of a DPLL for both steady state and transient behavior. Various Doppler characteristic is used to compare the performance of the DPLL with the PDPLL.
Wide band phase-locked loops (PLL's) have various applications in the areas of ranging, navigation, communications, and many other field, where it is desirable to coherently track a continuous waveform (CW) signal with a particular Doppler profile. Such scenarios arise in earth orbiting satellites or in deep space links where a satellite or a probe are capable of transmitting signals in various chan-nels (all within the same band) spanning a few hundred megahertz. Currently, superwide PLL's with a front-end bandwidth in the neighborhood of a gigahertz are implemented using analog devices as the digital technology is not mature enough to operate a t these high clock rates. Digital PLL's, implemented with complementary metal-oxide semiconductor (CMOS) or gallium arsenide (GaAs) technologies, can operate at a 100 MHz, hence covering a 50 MHz bandwidth at best. For example, consider Jet Propulsion Laboratory's (JPL's) Block V receiver [l] , where the signal is sampled at 160 MHz and processed at 80 MHz. In order to cover the 100 MHz allocated bandwidth at X-band, preselect filters (see Fig. 1 ) are used to downconvert a portion of the spectrum to the appropriate intermediate frequency (IF) for digitization. If the Doppler rate were to span a bandwidth larger than the preselect filter, the receiver has to be reset in the middle of a track and then restarted with the output of a different preselect filter. In the future, when JPL's deep space receivers operate at Ka-band (33 GHz), the allocated bandwidth is about 500 MHz and more preselect filters will be required. The Doppler rates at Ka-band can easily reach 1-kHz/sec (the Mars Observer spacecraft experiences a twoway Doppler of 800 Hdsec in the Ka-band Link Experiment (KABLE)) requiring Doppler tuning using predicts to center the signal in the passband of the appropriate preselect filter. Advan-cements in high speed digital integrated circuit technology enable high-end data acquisition systems to sample signals in excess of hundreds of megahertz. 
Fig& (1). Block-V receiver architecture
However, digital signal processing operations (such as filtering, mixing, etc.) of these samples is still not cost effective and sometimes not even feasible a t these rates.
This study focuses on a new class of wideband all-digital PLL (DPLL) architectures that employ parallel signal processing techniques to reduce the processing rate to below the Nyquist rate, while still maintaining a super-wide frontend bandwidth. The new architectures presented in this paper, referred to as parallel DPLL (PDPLL), employ multirate digital filter banks (DFB's) to process the signal. "here are many possible approaches [2-41 for designing DPLLs for CW tones. Discussing the approaches and the merits of each approach are beyond the scope of this article. Here, the application of DFB's to the DPLL is studied. In Section 11, the DPLL is briefly described, and in Section 111, the PDPLL is introduced and discussed. Section IV develops a reduced complexity structure that is suitable for implementation. Finally in section V, simulation results for a particular PDPLL realization are presented and discussed.
A general DPPL block diagram is depicted in Fig. 2 .
Fig. 2. Digital phase-lock loop
The received signal r(t) is assumed to be a single tone embedded in noise, i.e., where Pc is the the carrier power in Watts (W), @ , ( I ) = o,t + 8, is the total carrier phase in radians, n(t) is an additive white Gaussian noise process with two sided power spectral density No/2 W/Hz. The received signal is bandlimited by an anti-aliasing filter, then bandpass sampled to form the DPLL input. The sampled input, r(nTs) in Fig. 2, is where the discrete-time bandpass noise process is given by and nc(n) and n,(n) are statistically independent, bandlimited with two-sided bandwidth 2Bn Hz, and two-sided power spectral density level No /2 W/Hz.
The DPLL error signal is obtained by mixing r(n) with cos (6,(n) ) and then lowpass filtering the mixer output to simultaneously retain the resulting dc term and suppress the double frequency term. The term h c ( n ) is an estimate of the incoming carrier phase Oc(n) . Assuming an ideal lowpass filter and N=l (N here denotes the number accumulated samples in the accumulator of Fig. 31 , the input to the loop filter in Fig. 3 is given as where &(n)=OC(n)-he(.) is the actual total phase error. The loop filter output, j ( n ) , is used to update the incoming carrier phase estimate as follows (assuming N=l in Fig. 3) where the frequency error j(n) is in hertz, and where Tu = NT, is the loop update interval.
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Fig. (3). DPLL Block Diagram
The loop filter transfer function for a third order loop is given by
where G, = -, rd G, = -rd' , G, =&, and
The parameter BL in equation (7) denotes the design or equivalent one-sided analog loop bandwidth in Hz, r is typically 2 or 4 and is equal to 4{ where { is the analog damping ratio and k is a loop gain parameter for a third order loop with typical values ranging from I / 4 to I /2. The digital or actual loop bandwidth, BL *, might be larger than BL depending on the product BL Tu . Generally for BL Tuc0.05, the actual loop bandwidth is very close to the analog loop bandwidth BL . The tracking performance of the DPLL is well known [3,4] to be related to the loop bandwidth and carrier-to-noise density ratio. Namely, where 0 , . is the variance of the phase error which is
The DPLL described in this section requires that the A/D output r(n) be down-converted and filtered at the sampling rate fs=l/T,. Hence, with the exception of the loop filter which can be implemented at the lower update rate, fs /N, all the DPLL components must operate at the higher sampling rate, f s . This is undesirable because the implementation cost of the post-sampling operations such as, downconversion and filtering, limit the A/D conversion rate, and consequently, the Nyquist rate. One way to circumvent this problem is by introducing a multirate DFB between the A/D and DPLL. As shown in the next section, a DPLL together with a DFB, or PDPLL, can track a signal over the Nyquist band but with a DPLL that operates at a much lower rate than the conventional DPLL described in this section.
Mutirate digital filter banks have been studied extensively in the past [5, 6] . Let H(z) denote the transfer function of an arbitrary digital filter, i.e.
H ( z ) = z z -" h ( n ) ( 9 )
I=-- 
An important property of this representation is that if the filter is followed by a decimation operation, then the filtering operation and the decimation can be commuted. This property, known as the Noble identity, is depicted in 
Polyphase representation; (a) prototype filter
This representation is also referred to as the blocked version of the prototype filter H(z) . The key advantage of using the model shown in Fig. 5(b) is that the processing rate in each filter bank is a factor of M slower than the sampling clock. The polyphase representation results in an efficient rearrangement of the computations of the filtering operation. This effectively distributes the computations into a set of parallel filters operating at a lower speed. This in turn, reduces the speed constraints on the digital signal processing hardware, thereby enabling it to process samples at a much lower rate than the sampling rate.
Multirate DFB's can be used in conjunction with a DPLL by first inserting a bandpass filter G(z) at the A/D converter output ( Fig. 6(aN and then decomposing G(z) into L subband filters Gdz), Gl(z), ..., GL.I(z) using multirate DFB techniques ( Fig. 6(b) ).
The linear phase requirement enables the DPLL to maintain lock when the input signal is a CW tone whose instantaneous frequency is assumed to change according to a particular Doppler profile. Filters with non-linear phase would introduce phase distortion to the input signal which, in turn, could cause the DPLL to temporarily loose lock. Consequently, the filter bank in Fig. 603 ) is also required to have linear phase. Since the input signal is a CW tone, it occupies a single filter at any given time and, therefore, only the output of the filter that contains the signal needs to be processed by the DPLL. As a result, the adder in Fig. 6(b) can be replaced by a mutiplexer, which only passes the output of the appropriate filter to the DPLL. (The filter selection algorithm is described in section V.) Furthermore, since each sub-band filter Gk(z) has a total bandwidth equal to 2 f l , the output rate of the sub-band filters can therefore be decimated by a factor M while still satisfying the bandpass sampling theorem [71. In this case, the DPLL can operate at 11M of the sampling rate without any loss of information, as depicted in Fig. 6 (c). Each branch now consists of a bandpass filter followed by a decimator. As a result, each branch can be decomposed into its polyphase components as given by equation
O s k s L -1 (14)
where E1,klz) is the 1-th polyphase component of Gk(z). Since each filter is followed by a decimation, the Noble identity can be invoked to commute the filtering and the decimation, resulting in the structure shown in Fig. 6(d) .
Only one sub-band filter has been decomposed in the figure, even though all filters should be decomposed to allow for a lower processing rate. The combination of the filter banks, their respective polyphase decomposition, the multiplexer and the lower rate DPLL is referred to as the PDPLL. As can be seen from Fig. qd) , the PDPLL processes the samples a t a significantly reduced rate (depending on M)
while still being able to track a signal spanning the full input bandwidth (which is at most half the sampling rate,
fs).
At times, the structure in Fig. 6 (d) may be impractical because it first requires designing L filters and then implementing L digital fiter banks using polyphase decompositon. The next section develops an efficient and practical polyphase structure that implements the L filters @(z) at the cost of one filter plus the cost of one discrete Fourier transform (DFT). This is the subject of the next section.
The aim is to generate a set of M filters Hk(z) with a desired magnitude responses as shownat the cost of one filter plus the cost of one Discret Fourier Transform . It is shown in [8] that this is done by selecting N, and M appropr-iately. It is shown in [SI that the impulse response of the k-th filter is which is a cosine modulated form of the prototype filter. By construction, the impulse response coefficients hk(n) are real,
N -1 2
and symmetric with respect to N 12, i.e. ht ( n ) = ht (n --) so that the filters Hk(z) have linear phase.
It is also shown in [8] , that it is possible to implement the block diagram of Fig. 6 .d using the filter bank specified as in (15). This is depicted in Fig. 7 , note that the conjugate DFT is not with respect to the time index n ; for each fixedn, the 2M x 2M conjugate DFT is computed. The matrix multiplication withW* can be implemented using Fast Fourier Transform techniques by choosing M to be a power of two.
The required computational complexity for the FFT in this case is 2 M Lag, 2h4, and with in-place computation of FFT, the overall storage requirment is 2M. The tracking and acquisition performance of the DPLL and the PDPLL is characterized by simulation. The DPLL simulation is based on the block diagram shown in Fig. 6 (a) and PDPLL simulation is based on Fig. 6(d) with M=5. The passband and center frequencies of the simulated DFB's, have to be selected carefully for maintaining phase linearity during the a cross-over and are described in detail in 181.
The "cross-over frequency", the frequency at which the multiplexer output is selected to be from a different filter, is also shown in Table A .l. The multiplexing algorithm used in the simulation is as follows. When the signal frequency at the DFB input changes due to spacecraft acceleration or jerk (derivative of accelaration), the signal could pass from one filter to the next. It is assumed here that the Doppler is monotonically increasing , without any loss of generalaity.
In this case, the output of the filter with signal present in its passband is multiplexed and used to drive the DPLL. The theoretical tracking variance of the DPLL (equation (8)) versus the tracking variance of the PDPLL obtained via simulation is shown in Fig. 9 . The input to the DFB is a 10
KHz sine wave sampled a t 40 kHz, the DFB output is decimated by 5 so that the input to the loop is a 2 kHz sine wave. Fig. ll(a) . In this case, the initial signal frequency was set to 10.5 k H z and the simulation was run for 1.25 seconds at a sampling rate of 40 MIz. Fig ll(b) shows the filter selected by of the multipexer versus the frequency of the incoming signal. 
